-
Google
-
New Taipei City,
Taiwan
...
logic synthesis techniques to optimize RTL code, performance and power as well as low-power design ... equivalent practical experience.
8 years of experience with digital logic design principles
...
-
Google
-
New Taipei City,
Taiwan
...
practical experience.
8 years of experience in CPU or AI accelerator logic/RTL design ... .
Experience with RTL language (System Verilog) and related design processes (e.g., Lint, UPF
...
-
Google
-
New Taipei City,
Taiwan
...
accelerator logic/RTL design including microarchitecture definition and Power Performance Area optimizations ... Architecture.
Experience with SOC design, architect and integration.
Our
...
-
Renesas
-
Zhubei,
Taiwan
...
Staff Digital Engineer
Job Description
Design optimized digital blocks meeting ... backend design from synthesis, static timing and logic equivalent checking.
Interface with P&R for
...
-
Nvidia
-
Hsinchu,
Taiwan
...
We are now hiring for a Senior Logic and Digital Circuit Design Engineer! NVIDIA has ... the RTL in SystemVerilog, define test cases that will deeply verify the design and carry out test
...
-
Google
-
New Taipei City,
Taiwan
...
verifying digital logic at RTL using SystemVerilog for ASICs.
Experience verifying digital ... ), low-power design verification, and support of SoC DV.
Our computational
...
-
Qualcomm
-
Hsinchu City,
Taiwan
...
. Determines architecture design, logic design, and system simulation. Defines module interfaces/formats for ... Engineering.
Previous internship/co-op or project work in computer architecture, VLSI, design, logic
...
-
Qualcomm
-
Hsinchu City,
Taiwan
...
all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize ... testable RTL code and know how to perform the digital design flow.
Writes detailed technical
...
