Results, order, filter
SOC Design Top Level Assembly Methodologies Engineer Jobs in Santa Clara, CA
-
SOC Design Top Level Assembly Methodologies Engineer
Nvidia - Santa Clara, California... complex GPU, SOC, and CPU chip configurations. This requires day-to-day interaction with front-end RTL unit designers, back-end physical design engineers, DFT engineers, power architects, software engineers ...