-
Intel
-
Santa Clara, California
...
limited to:
Design, documentation, and integration of design.
Logic design using Verilog and
...
-
Intel
-
Santa Clara, California
...
following:
Basic understanding of standard cell circuit concepts, including logic gates, flip-flops
...
-
Intel
-
Santa Clara, California
...
efficient RTL logic design, and DV support
- Running tools to ensure lint-free and CDC/RDC clean design ... in modern design techniques and energy-efficient/low power logic design and power analysis
...
-
Intel
-
Santa Clara, California
...
study and 6+ years of experience in a related field.
4+ years of experience in logic design verification with various tools and methodologies including System Verilog, Perl, OVM/UVM, logic simulators
...