... . Work and lead junior engineer towards projects delivery with other layout and circuit design engineers ... activities as cell and block level creation, edit and full verification. Use state-of-the-art layout ...

... :** Projects delivery with other layout and circuit design engineers to resolve any technical issues ... creation, edit and full verification. Use state-of-the-art layout techniques for matching, ESD, latch ...