-
Cadence Design Systems, Inc.
-
Noida,
India
...
technology.
We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT ... built-in self-test (MBIST) and automatic test pattern generation (ATPG) is required for this position
...
-
Cadence Design Systems, Inc.
-
Noida,
India
...
verification engineer.
8+ years of Design Verification experience with SV/UVM
Strong background on functional verification fundamentals, environment planning, test plan generation, environment
...
-
Cadence Design Systems, Inc.
-
Noida,
India
...
verification engineer.
8+ years of Design Verification experience with SV/UVM
Strong background on functional verification fundamentals, environment planning, test plan generation, environment
...
-
Cadence Design Systems, Inc.
-
Noida,
India
...
verification of advanced SoC designs.
Job Description
The Principal Product Engineer position is with the ... platform. The team also develops critical customer-like test suites for new features of each major release
...
-
Cadence Design Systems, Inc.
-
Noida,
India
...
level and full-chip level verification infrastructure
Create test plans for unit-level and ...
Develop tools, test benches, and test suites (UVM, C++/C ) to execute test plans.
Write
...
-
Cadence Design Systems, Inc.
-
Noida,
India
...
technology.
Understand/review Design specification and develop verification strategy/Test plan/coverage ... tests/sequences/functional coverage/assertions to meet verification goals. Developing c-based test cases
...
-
Cadence Design Systems, Inc.
-
Noida,
India
...
technology.
Understand/review Design specification and develop verification strategy/Test plan/coverage ... tests/sequences/functional coverage/assertions to meet verification goals. Developing c-based test cases
...
-
Cadence Design Systems, Inc.
-
Noida,
India
...
technology.
Position: IT- Sr. Staff Systems Engineer
Grade: IT4
Location: Bangalore/Noida ... determine technical configuration requirements when necessary.
Define and engineer Mac Hardware
...