-
Meta
-
Bangalore,
India
...
on Chip (SoC) and IP for data center applications.
Required Skills:
ASIC Engineer ... Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures.
Perform RTL
...
-
Meta
-
Austin, Texas
...
on Chip (SoC) and IP for data center applications.
Required Skills:
ASIC Engineer ... Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures.
Perform RTL
...
-
Meta
-
Sunnyvale, California
...
on Chip (SoC) and IP for data center applications.
Required Skills:
ASIC Engineer ... Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures.
Perform RTL
...
-
Meta
-
Sunnyvale, California
...
with IP, Design, Implementation, Software, and Product.
Lead logic development, develop RTL and ...
Logic design and synthesis
Static Timing Analysis
C, C++, Java, Ruby or
...
-
Meta
-
Sunnyvale, California
...
/Emulation platform builder, comfortable working on boards, sensors, displays, RTL design/verification, CV/ML ... :**
Silicon Prototyping FPGA Engineer Responsibilities:
Own IP/SoC pre-silicon deployment efforts and
...
-
Meta
-
Austin, Texas
...
/Emulation platform builder, comfortable working on boards, sensors, displays, RTL design/verification, CV/ML ... :**
Silicon Prototyping FPGA Engineer Responsibilities:
Own IP/SoC pre-silicon deployment efforts and
...
-
Meta
-
Sunnyvale, California
...
architecture
Good understanding of the front-end analog/digital design flow: RTL design, logic synthesis ... design vendors to design, evaluate, and integrate Meta’s proprietary visual quality IP into the display
...
-
Meta
-
Redmond, Washington
...
architecture
Good understanding of the front-end analog/digital design flow: RTL design, logic synthesis ... design vendors to design, evaluate, and integrate Meta’s proprietary visual quality IP into the display
...
