Results, order, filter

22 Jobs

  • Senior Silicon Engineer

    Microsoft Corporation - Hillsboro, Oregon
    ... passionate about tackling complex Register Transfer Logic (RTL) /Implementation challenges and have a keen ... checking tools, flows, and methods to our rapidly expanding RTL and physical design teams located across ...
  • Mixed-Signal Logic Design Engineer.

    Intel - Hillsboro, Oregon
    ... related fields. Experience in the following: Logic/RTL design. Digital architecture ... following but not limited to: Oversees definition, design, verification, and documentation for SoC ...
  • SOC Design Engineer - Front-End Analog

    Intel - Hillsboro, Oregon
    ... and design for the next generation of laptop and desktop computers. We are looking for an SoC (System on Chip) Front-End for Analog Design Engineer ready to research, design, develop, and test lead ...
  • SoC Design Engineer

    Intel - Hillsboro, Oregon
    ... two or more of the following areas: Computer architecture RTL design Digital logic and optimizations ... and design for the next generation of laptop and desktop computers. We are looking for an SoC (System ...
  • IFS, Design For Test (DFT) Engineer

    Intel - Hillsboro, Oregon
    ... logic design, register transfer level (RTL) coding, and simulation for an SoC design and integrates logic of IP blocks and subsystems into a full chip SoC or discrete component design. Performs ...
  • SoC Logic Design Engineer

    Intel - Hillsboro, Oregon
    ... Job Description Come join the Extreme Scale Computing team as a Logic Design Engineer ... handshake logic between IP and SOC and integrate them. Working with architects and design engineers to ...
  • Design For Test (DFT) Engineer - Foundry Services

    Intel - Hillsboro, Oregon
    ... Engineer in IFS, you will: Develops the logic design, register transfer level (RTL) coding, and simulation for an SoC design and integrates logic of IP blocks and subsystems into a full chip SoC or ...
  • CPU RTL Design Engineer

    Intel - Hillsboro, Oregon
    ... , performing Logic design for integration of cell libraries, functional units and subsystems into SoC full chip ... failing RTL tests to ensure correctness of features. The CPU RTL Design Engineer should possess the ...
  • Senior Silicon Engineer

    Microsoft Corporation - Hillsboro, Oregon
    ... CPU/SoC design principles. Experience with Logic Design compilation, elaboration and synthesis ... generation, SoC connectivity, integration. Hands on experience with RTL 2 Physical Design( PD) handoff ...
  • Senior CPU Design Engineer

    Nvidia - Hillsboro, Oregon
    ... We are looking for a Senior CPU Design Engineer! NVIDIA is seeking best-in-class CPU Design Engineers to design and implement the world’s leading CPU's and SoC's. This position offers you the ...
  • Design For Test (DFT) Engineer - Foundry Services

    Intel - Hillsboro, Oregon
    ... will: Develops the logic design, register transfer level (RTL) coding, and simulation for an SoC design and integrates logic of IP blocks and subsystems into a full chip SoC or discrete component ...
  • HW Logic Design Engineer

    Intel - Hillsboro, Oregon
    ... architects to define, implement the handshake logic between IP and SOC and integrate them. Working with ... Microarchitecture Specification (MAS) and develop RTL for logical blocks. Collaborate with design verification ...
  • SoC Logic Design Engineer

    Intel - Hillsboro, Oregon
    ... Logic design. Microarchitecture of global SoC flows such as reset, clocking, power management ... Job Description The Group: Intel's Advanced Design (AD) team resides within the ...
  • Physical Design Engineer For CPU Core IP

    Intel - Hillsboro, Oregon
    ... tools for high speed CPU core design. Perform all aspects of design flow from logic synthesis ... : Experience with integrated circuit design tools (ex: Synopsys/Cadence), including logic synthesis, place and ...
  • EDA Design Flow Development Engineer

    Intel - Hillsboro, Oregon
    ... of all aspects of digital SoC in a product setting - floorplanning, RTL design, logic synthesis ... 's charter. About the Role: Design flow development engineer will work in a team responsible ...
  • Physical Design Engineer For CPU Core IP

    Intel - Hillsboro, Oregon
    ... tools for high speed CPU core design. Perform all aspects of design flow from logic synthesis ... logic synthesis, place and route, static timing analysis and design closure. PV convergence ...
  • Memory Design Automation Engineer

    Intel - Hillsboro, Oregon
    ... Job Description Register file (RF) memory design automation engineer. You will be part ... . Experience in the following: IC design methodology using standard cells - RTL, schematics, layout ...
  • IP Logic Design Engineer

    Intel - Hillsboro, Oregon
    ... wonderful for everyone. DEG/IMSG is seeking an experienced IP Logic Design Engineer for its PCIe and ... Design Engineer should possess the following attributes: Excellent communication: Expected to ...
  • IP Logic Design Engineer

    Intel - Hillsboro, Oregon
    ... wonderful for everyone. DEG/IMSG is seeking an experienced IP Logic Design Engineer for its PCIe and ... Design Engineer should possess the following attributes: Excellent communication: Expected to ...
  • IP Logic Design Engineer

    Intel - Hillsboro, Oregon
    ... wonderful for everyone. DEG/IMSG is seeking an experienced IP Logic Design Engineer for its PCIe and ... Design Engineer should possess the following attributes: Excellent communication: Expected to ...
  • SoC Logic Design - Undergrad Intern

    Intel - Hillsboro, Oregon
    ... searching for motivated student interns to support Register-Transfer Logic development, using automated ... efficiency of the Register-Transfer Logic development for test chip components.** **The intern will be ...
  • IFS Std Cell Library Lead/Principal

    Intel - Hillsboro, Oregon
    ... , and methods to write RTL and optimize logic to qualify the design to meet power, performance, area ... -performance applications. Responsibilities: Develop the logic design, register transfer level ...
More